

Engineers designing or validating the Ethernet physical layer on their products need to perform a wide range of tests, quickly, reliably and efficiently. This application note describes various tests that ensure validation, the challenges faced while testing multi-level signals and how oscilloscope-resident test software enables unprecedented efficiency improvements with its wide range of tests including the return loss test, faster validation cycles and higher reliability.

The Basics

Popularly known as Fast Ethernet, 100BaseTX has been witnessing rapid growth. With only minimal changes to the legacy cable structure, it offers 10 times faster data rates than the Ethernet (10BaseT) signals. Fast Ethernet, in combination with switched Ethernet, creates the perfect cost-effective solution for avoiding slow networks. 100BaseTX uses one pair for transmission and another pair for collision detection and receive. The transmission occurs at 125 MHz frequency operating at 80% efficiency. It employs a three-level, MLT-3 line encoding signaling scheme as in Figure 1.



Application Note

Physical layer AOI compliance standards

To ensure reliable information transmission over a network, industry standards specify requirements for the network's physical layer. The ANSI X3.263 and IEEE 802.3 standards define an array of compliance tests for 100Base-TX physical layer. While it is recommended to perform as many tests as possible, the following core tests are extremely critical for compliance. The core tests are as tabulated below:


Domain	Test	ANSI X3.263	Other Ref
Amplitude	Output Voltage Overshoot Amplitude Symmetry	9.1.2.2 9.1.3 9.1.4	9.1.2.1 9.1.2.1 9.1.2.1
Return Loss	Return Loss	9.1.5	9.1.2.1
Time	Rise Time Fall Time Rise/Fall Symmetry	9.1.6 9.1.6 9.1.6	9.1.2.1 9.1.2.1 9.1.2.1
Jitter	Total Transmit Jitter Duty Cycle Distortion	9.1.9 9.1.8	25.4.5 of IEEE 802.3 9.1.2.1
Both	Template	Annex J	9.1.2.1

Amplitude Domain Tests


These tests are performed on the portion of the random packet signal that generates a pulse going from OV to Vout (positive and negative). For reliable measurement, the test is performed on the longest pattern with no transition. The standard describes 112 ns pulse (14-bit pattern) for this purpose. However, these patterns may not be available easily. Results from 12-bit patterns (96 ns pulse) are equally reliable and is used often in testing. Both, positive and negative pulses duration are tested. The signal is depicted in Figure 2.

The Annexure J of the ANSI standard defines the peak output voltage as the average positive and the average negative differential output voltage extremes exclusive of any overshoot. For purpose of excluding the extremes from the measurement, the test is performed on the section that is 8 ns away from the transition mid-point. The mean of all waveform points are obtained by averaging the signal with following equation which is mathematically equivalent to a running summation average:

$$A_n(i) = A_{n-1}(i) + [X_n(i) - A_{n-1}(i)]/n$$









Amplitude values are calculated for both positive and negative pulses and are compared against the standard value. The Vout values should lie between 950 mV and 1050 mV as specified in the standard.

The standard defines waveform overshoot as the percentage excursion of the differential signal transition beyond Vout. The limit specified for the overshoot value is < 5%.

The ratio of $+V_{out}$ and $-V_{out}$ values is calculated to provide the signal amplitude symmetry. As defined by the standard, this value should lie between 0.98 and 1.02.

Application Note




Figure 3.

With margins < \pm 5%, it is important that the measurement is accurate and the acquisition errors are minimized. While performing these measurements, attention should be paid to interconnects and the oscilloscope measurement system. With voltage levels of 2 V_{pk-pk}, even 1% gain accuracy in the oscilloscope implies errors up to 20 mV. Figures 3 and 4 demonstrate the advantage of performing the test with full dynamic range for each level of transmission.

In this case, testing with full dynamic range eliminated 5 mV of error (1.023 V versus 1.018 V). This can make a difference when the margin is only 100 mV.




Figure 4.

If the DC Offset introduced by the differential probe is not properly compensated, this error can quickly add up to large numbers when compared with the ± 50 mV margin defined by the standards. The measurement errors caused by the DC Offset can be best described by the following example:

DC Offset = 15mV; +Vout = 1001mV; -Vout = -1002mV

Test	Without DC Offset	Compensation	After DC Offset Compensation		
	Value	Result	Value	Result	
+ Output Voltage	+1016 mV	Pass	+1001 mV	Pass	
- Output Voltage	-987 mV	Pass	1002 mV	Pass	
Symmetry	1.028	Fail	0.99	Pass	

Application Note

It is therefore, very important to make the measurements after due signal path compensation on the oscilloscope and probe calibration. Another aspect to consider is the interconnect path between the port and the probe. This should be as low as physically possible.

Return Loss Test

The return loss test provides an indication of the performance of the transmission system. The standard defines the minimum amount of attenuation the reflected signal should have relative to the incident signal.

In order to ensure interoperability, the standard also specifies the impedance of the cabling system under which the return loss is tested. The environment is specified as 100 Ω + 15%. As a result, the test needs to be performed over the impedance range of 85 Ω , 100 Ω and 115 Ω .

The test is performed for transmit as well as receive pairs. The device is set to transmit scrambled signals in Idle or Halt Line state.

The screen shot, Figure 5, shows the three plots (85/100/115 $\Omega)$ for 100BaseTX transmit pair:

Time Domain Tests


The reference waveform for this test needs to be carefully chosen such that the rise and fall times of the signal are minimally affected by the inter-symbol interference. It is therefore imperative to choose the longest pulse that is preceded and succeeded by at least two consecutive symbols at baseline voltage.

For this reason, the tests are performed on the portion of the random packet signal that generates a pulse going from 0 V to V_{out} , with at least 10 bit times of no transition preceded and succeeded by at least 2 symbols at baseline voltage. Both positive and negative pulses of 80 ns (10 bits times 8 ns) duration are considered.

The signal is depicted in Figure 6.

Signal is termed "rising" when transitioning from the baseline voltage to either $+V_{out}$ or $-V_{out}$. Likewise, signal is "falling" when transitioning from either $+V_{out}$ or $-V_{out}$ to the baseline voltage. The rise and fall times are measured between 10% and 90% of the transition from baseline to V_{out} .

The rise and fall times should be between 3 ns and 5 ns. The standard also says that the difference between the maximum and minimum of all measured rise and fall times shall be less than 500 ps.








Figure 6.

Two factors are extremely critical in robust rise and fall time measurements. Oscilloscope bandwidth should be adequate to measure the rise times with minimal error. The following table describes the reduction in error as bandwidth of the oscilloscope increases:

tsignal	tscope	Oscilloscope Bandwidth	Measurement Error
3 ns	1 ns	400 MHz	~5 %
3 ns	420 ps	1 GHz	~1%

The second factor of importance is the sampling rate. This becomes very significant while validating the difference between the rise time and the fall time. With pass/fail determination at 500 ps, the sampling rate should be at least 5 GS/s to ensure reliable results.

Jitter Test

The transmit jitter includes contributions from duty cycle distortion and the baseline wander. Peak-to-peak jitter is measured using scrambled IDLEs or HALT line state.

The most common method for the jitter test is measuring the width of the accumulated set of points, often done with infinite persistent modes accumulating points until a certain number of "hits" are measured. A distribution histogram is made and the peak-to-peak can be inferred from minimum and maximum values in the tails of the histogram.

Being a three-level signal, it is extremely important to quantify the peak-to-peak jitter at both, the upper and lower, crossovers and determine the worst-case value of the two. Determining peak-to-peak jitter based on only one crossover can lead to inconclusive and, at times, incorrect results as shown in Figure 7.


Duty Cycle Distortion Tests

In order to quantify the duty cycle distortion (DCD), the system should be driven with a determined clock-like pattern (such as 0-1-0-1-0-1-0-1-0-1). While selecting the pattern, it is also important that there is minimal inter-symbol interference that could affect measurements.


For these reasons, DCD is measured at portions of the signal where the four successive MLT-3 transitions generated by a 0-1-0-1-0-1 NRZ bit sequence that is preceded and succeeded by at least two consecutive symbols at the baseline voltage.

The signal is depicted in Figure 8.

The pattern has widths of positive and negative polarity MLT-3 pulses that are nominally 16 ns wide. The standard specification states that the deviations of the 50% crossing times from a best-fit grid of 16 ns spacing shall not exceed ± 0.25 ns.









One method to test for this requirement is to verify the limits with respect to the peak-to-peak specification. As depicted in Figure 8, each segment of the signal transition is checked against peak limits and the maximum value is presented as the maximum distortion and compared against the limits defined in the standards. These individual segments are tested as per following equations:

T ₁	=	t ₂	-	t ₁	-	16	ns	
T ₂	=	t3	-	t ₂	-	16	ns	
T ₃	=	t4	-	t3	-	16	ns	
T ₄	=	t3	-	t ₁	-	32	ns	
T ₅	=	t4	-	t ₂	-	32	ns	
T ₆	=	t4	-	t ₁	_	48	ns	

The maximum of T_x is the peak-to-peak DCD and should not exceed 0.5 ns to pass the test.

The scrambled random test pattern usually includes the 0-1-0-1-0-1-0-1-0-1 pattern. A traffic generator may be used if absent in the random packet. In such case, the scrambler needs to be turned off and the required pattern is sent across.

Application Note




Figure 9.

AOI Template test

A mask test is often used to quickly verify that the transmitted signal meets industry standard requirements and is performed on scrambled HALT Line state.

For 100BASETX, the AOI Template Mask is defined so that the signal distortions such as overshoot, jitter, incorrect rise and fall times, etc., will cause the mask test to fail. The specifications in Annexure J also specify a tolerance of 5% on the mask geometries.

It is important to recognize that dynamic range issues discussed earlier in the document also affect this test. Another aspect to reckon is that the display resolution gets doubled when the signals and masks are amplified over the vertical scale. It is therefore more reliable to perform the mask test separately – positive and negative, as shown in Figure 9 and 10.

Preparing for the tests

In order to perform the complete suite of tests described previously, you would require a digital storage oscilloscope, differential probes and a test fixture. A software tool may be needed to configure the port under test to transmit random test packets.

a. Digital Storage Oscilloscope: While choosing the right oscilloscope, it is important to consider the rise time, sampling rate and acquisition technique of the DSO. As discussed, it is important that the rise time of the measurement system (right up to the probe tip) is of the order of 400 ps. This would ensure minimal error in measurements ensuring accurate and reliable test results.

Also, the test limits of duty cycle distortion test and the rise/fall symmetry tests demand high-sample rate. It is imperative to have a sampling rate in excess of 5 GS/s in order to offer the resolution required for these measurements.

A good fit for such applications is the TDS7104 that offers 1 GHz bandwidth with 420 ps rise time (at the probe tip) and 10 GS/s sampling speed.




Figure 10.

b. Differential Probe: The 100BaseTX is a differential transmission system. Using a pair of single-ended probes to make the measurement requires accurate de-skewing and careful matching of the pairs. Failure to do so can lead to undesirable artifacts in the measurement resulting in erroneous test results.

Tektronix offers a full suite of differential probes to choose from which include the P6248, offering 1 GHz bandwidth, to the P7330 that offers 3.5 GHz bandwidth to serve 100BaseTX test needs. In order to perform Return Loss tests, two differential probes are required.

- c. Arbitrary Waveform Generator: The Arbitrary Waveform Generator, or AWG, is used for the Return Loss test and is also used in the Common-mode Rejection test. The AWG is also used for several tests for other Ethernet standards such as 1000BaseT. An AWG with a sample rate of 250 MS/s or above is ideally suited for Return Loss tests. Tektronix offers a wide range of AWGs to choose from. The Tektronix AWG520, can support the entire range of tests for 100BaseTX.
- d. Test Fixture: The standard describes the fixturing requirements for performing the tests. It is important to recognize that the integrity of the fixture directly affects the reliability of the tests. Carefully laid interconnects help minimize unwanted exposure to cross-talk and other side-effects. It is extremely important that the distance between the port under test and the probe-interconnect-point are not more that an inch.

Crescent Heart Software Inc (www.c-h-s.com), offers an elaborate test fixture for a wide range of tests for 10/100/1000BaseT testing. The TF-GBE Ethernet Test Fixture is based on designs from Tektronix and is well suited for testing the physical layer.

To summarize, choose a digital storage oscilloscope with at least 400 ps rise time (> 1 GHz BW), sampling rates in excess of 5 GS/s. Ensure you are using a differential probe that offers at least 400 ps rise time while in use with the oscilloscope. An AWG with sample rate of 250 MS/s or above can be used for many tests. Use a well-designed test fixture that minimizes distance between probing points and the DUT.

Getting the Scrambled Random Test Pattern

There are two predominant methods of generating the scrambled random test pattern from the port under test:

1) Configuring the port registers:

The port registers provide a convenient method to set the port to transmit the scrambled pattern. The registers can be accessed using special software available from the silicon-provider. Contact your silicon-provider for more information on accessing port registers.

Once the port is configured to generate the random sequence, connect as described in Figure 11.

2) Using a Link partner:

100BaseTX implementations send scrambled idle random sequence upon detecting a link. Connecting the port-under-test to another 100BaseTX device (called link partner) would initiate the sequence generation.

A link partner could be a computer, a hub or a more sophisticated traffic generator. The oscilloscope's Ethernet port could also be used as a Link partner by setting it to 100 Mb/s and turning the auto-negotiation OFF.

The scheme of connections can be described as in Figure 12.




Figure 11.




Figure 12.

Application Note

3) Test Setup for Return Loss Test

For this test, the port is configured to generate the scrambled sequences. The test setup is described in Figure 13.

Performing the tests

The usual test process essentially involves four discrete steps as follows:

- a. Recalling oscilloscope setups
- b. Performing the test and its related measurements
- c. Exporting screen-shots
- d. Documenting results

The challenge is the MLT3 signals need to be characterized for both, the positive-going as well as the negative-going pulses.

- a. The number of tests that need to be performed for each signal behavior almost doubles as a result of the need to perform the tests on both sides. Thus, different setups are required for positive-going pulses and negative-going pulses.
- b. The measurements need to be performed on properly defined gated regions. Human interventions can lead to non-repeatability and, at times, subjective measurements.
- c. Tests, such as the jitter tests, require fine-tuning of the settings in order to perform accurate measurements. The test needs to measure jitter on upper cross-over as well as the lower cross-over and the worst case needs to be considered for test purposes. Again, subjectivity introduced by humanintervention can lead to inconsistent results.

Introducing TDSET3:

Engineers designing or validating their 10/100/1000BaseT physical layer need to perform thorough validation in-house validation. TDSET3 Ethernet Compliance Test Software enables performing a wide range of tests reliably and efficiently.

The comprehensive range of tests including return loss tests for 85/100/115 Ω impedances along with the test fixture (from Crescent Heart Software), offers a complete solution. With the automatic report generator, validation times are reduced from hours to minutes. TDSET3 also offers tests for 10BaseT and 1000BaseT Physical Layer testing.




Figure 13.



Figure 14.




Figure 15.

Application Note

Performing the tests using TDSET3

Users can select the entire range of tests by clicking on "Select All" button and run the tests at a press of a button. The return loss tests are invoked when the Return Loss tab is pressed.

TDSET3 enables testing, per the standard, including scaling of mask to 0.95 and 1.05. The user interface allows flexibility in setting up the tests and eliminates confusion.

Pressing the Run Test button starts the test process and after performing all the tests, presents the results as shown in Figure 16. Pressing Result Details button provides more information on limits and measured values.

Report generation is instantaneous at the press of a button. The reports can then be easily converted into popular formats such as portable document files and others.

Reports can also be documented in comma-separated-variable format by pressing the Summary button. This is very useful when testing multiple ports and documenting them as a summary. The .csv format allows easy documentation in popular tools like Excel and many others.

Benefits:

The TDSET3 Ethernet Compliance Test Software cuts validation cycles from hours to minutes. The innovative oscilloscope-based return loss test enables efficient use of resources. With plots for 85/100/115 Ω impedances, pass/fail testing and integration with the automatic report generator, Return loss tests can be performed quickly and reliably.

ests	Reamers Monitoes Helb		105	EIS	
-		Rep	ort Configuration —		
Select	AOI Template		Black Box DUT		Ray Test
Configure	Cutput Voltage(+Vout)		5		Result
Contriguio	Amplitude Symmetry Rise Time(+ve)				- Report -
Connect	Rise Time(-ve)		erator\Layouts\100TX.rpl		Summary
View Wfm	Export Clear Results Result Details Smooth	💌 Enable Prev	Advanc	ed	Detail
00-TX>Para	ametric>All Tests Data>Ch1 A	cq>Ava Pulse	>80ns Pol>Pos Pat	>Rand	

Figure 16.

Report - Report Viewer			_ 🗆 🗙	Help
File Edit View Object Helj				Button
ጅ 🖬 X 🖻 🖻 🥒	ちちん (4) 4	🛕 🚭 🛛 🛤 🖽 🖽		rs1 Pos
	Test Report fo	or 100Base-TX	_	-2.6µs
Time: 17:44:47				rs2 Pos
Device ID : prototype :	#3			152 PUS 3.0µs
Device Description :	Black Box DUT			0.040
Port ID ·	5			
		1		
Test	Spec. Range	Measured Value	Result	
AOI Template	Fit the template		Pass	<u>™ x</u>
Output Voltage (+Vout)	950mV to1050mV	1025.5mV	Pass	Run Test
Output Voltage (-Vout)	-950mV to -1050mV	-1025.5mV	Pass	Result
Amplitude Symmetry	0.98 to 1.02	1.000	Pass	Report Summary
Rise Time(+ve)	3ns to 5ns	3.97ns	Pass	Detail
٩	1	1		
eady		Page 1 of 8	NUM //.	

Figure 17.

Application Note

Summary

Engineers designing or validating the Ethernet physical layer on their products need to perform a wide range of tests, quickly, reliably and efficiently.

The large numbers of tests, coupled with multi-level signals impose several challenges to the test engineer. Tight margins require careful measurements and thorough understanding of error contributors.

TDSET3 enables efficiency improvements by performing a wide range of tests quickly and reliably. The innovative oscilloscopebased Return Loss helps use resources efficiently and performs tests for 85/100/115 Ω impedances.

Bibliography

- 1) ANSI X3.263: FDDI Token Ring Twisted Pair Physical Layer Medium dependent.
- 2) Tektronix TDS7000B Series Instruments User Manual: Appendix A - Specifications.
- 3) Tektronix primer Understanding Key High-Performance Oscilloscope Specifications. 2002

Contact Tektronix:

ASEAN / Australasia / Pakistan (65) 6356 3900 Austria +43 2236 8092 262 Belgium +32 (2) 715 89 70 Brazil & South America 55 (11) 3741-8360 Canada 1 (800) 661-5625 Central Europe & Greece +43 2236 8092 301 Denmark +45 44 850 700 Finland +358 (9) 4783 400 France & North Africa +33 (0) 1 69 86 80 34 Germany +49 (221) 94 77 400 Hong Kong (852) 2585-6688 India (91) 80-2275577 Italy +39 (02) 25086 1 Japan 81 (3) 3448-3010 Mexico, Central America & Caribbean 52 (55) 56666-333 The Netherlands +31 (0) 23 569 5555 Norway +47 22 07 07 00 People's Republic of China 86 (10) 6235 1230 Poland +48 (0) 22 521 53 40 Republic of Korea 82 (2) 528-5299 Russia, CIS & The Baltics +358 (9) 4783 400 South Africa +27 11 254 8360 Spain +34 (91) 372 6055 Sweden +46 8 477 6503/4 Taiwan 886 (2) 2722-9622 United Kingdom & Eire +44 (0) 1344 392400 USA 1 (800) 426-2200 USA (Export Sales) 1 (503) 627-1916 For other areas contact Tektronix, Inc. at: 1 (503) 627-7111 Updated 20 September 2002

For Further Information

Tektronix maintains a comprehensive, constantly expanding collection of application notes, technical briefs and other resources to help engineers working on the cutting edge of technology. Please visit www.tektronix.com

Ð

Copyright © 2003, Tektronix, Inc. All rights reserved. Tektronix products are covered by U.S. and foreign patents, issued and pending. Information in this publication supersedes that in all previously published material. Specification and price change privileges reserved. TEKTRONIX and TEK are registered trademarks of Tektronix, Inc. All other trade names referenced are the service marks, trademarks or registered trademarks of their respective companies. 1/04 FLG/SFI

61W-17381-0



12 www.tektronix.com/ethernet